Satin IP has announced it will soon demonstrate how current QIP metrics are being used for accurate and on-the-fly design quality monitoring. With the help of the QIP Metric standard, companies can test intellectual property (IP) from internal groups or third parties, says Satin IP.
Design teams often loose valuable time when they have to use an IP that was developed in one flow and integrated using another. So, bringing various parts of the industry together, the IEEE (
News -
Alert) Standards Association develops consensus standards through an open process. Based on current scientific and technological consensus, these standards set specifications and procedures.
Satin IP claims that the company has been working with the Quality of Electronic and Software Intellectual Property (QIP) Metric standard working group of the IEEE Design Automation Standards Committee (DASC) since the emerging standard was donated to the IEEE by VSIA. At the upcoming DATE 2009 event, Satin IP said it will import the metrics into VIP Lane.
VIP Lane is an innovative Design-For-Reuse software assistant, enabling semiconductor companies to deploy standard and proprietary design-for-reuse practices via the Intranet, for facilitated IP quality closure and with no overhead for design teams. Back in June last year, the company
announced that it would deliver the first public demonstrations of its Design-For-Reuse Assistant in the United States.
“Very significant effort from various organizations since 2003 has resulted in more than 800 quality checks and metrics for exchangeable IP cores. By turning the QIP initial form into configurable dashboards, automated to a large extent, we are proud to enable the QIP metric standards to be widely deployed throughout the IP and SoC design community,” said Michel Tabusse, CEO of Satin IP Technologies.
The company will also demonstrate how VIP Lane turns customers' design practices for IP blocks or SoCs into a robust set of quality criteria. Also, without having to incur extra expenditures in engineering time or resources, the companies can now automate the implementation and documentation of design quality metrics.
Raju Shanbhag is a contributing editor for TMCnet. To read more of Raju’s articles, please visit his columnist page.Edited by
Stefania Viscusi