Cadence Reinforces SoC Design Alliance with Toshiba

San Jose, Calif.-based electronic design innovator Cadence Design Systems, Inc. has reportedly strengthened its alliance with Toshiba (News - Alert) Corporation for COT (customer-owned tooling) and SoC design targeting the growing mobile and consumer markets, says a recent report.

According to a press release, the two companies will now collaborate on technologies such as chip planning of early-stage SoC designs utilizing Cadence Chip Planning system, DRC/LVS/ERC using the Cadence Physical Verification System, and acceleration of mixed signal design simulations with parallel processing utilizing Cadence Virtuoso Advanced Parallel Simulator.

"Cadence has worked with us across multiple design generations," said Tatsuo Noguchi, technology executive for SoC of Toshiba Corporation Semiconductor Company, in the release. "Integration of the Virtuoso custom IC design environment with the Encounter Digital Implementation System provides a significant flow and methodology advantage for hierarchical A/D floor planning, routing, electrical analysis, ECOs, and final chip finishing. The knowledge base we've established with Cadence throughout this long relationship will help us as we develop new and advanced designs."

"Cadence has been providing memory and discrete design solutions, including circuit simulation and Virtuoso custom design technologies to Toshiba designers for more than fifteen years," added Charlie Huang, senior vice president and chief strategy officer at Cadence. "The depth and breadth of this relationship, supported by our tireless investment in research and development, uniquely position our two companies and highlight the accomplishments we will achieve together. We are proud of our long-standing relationship with Toshiba and already working with their engineering teams to develop the next generation solutions that will keep them at the forefront of design."

Cadence has a proven track record in providing software and hardware, methodologies, and services for the design and verification of advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. In July this year, TMCnet reported that Toshiba Information Systems (Japan) Corporation has selected the Cadence Virtuoso Custom IC and Encounter Digital Implementation Systems (EDI System) technology as its mixed-signal design environment.